aboutsummaryrefslogtreecommitdiff
path: root/module-design.typ
AgeCommit message (Collapse)AuthorFilesLines
12 hourscleaning up and properly typesetting emdashesDenis Chevalier1-5/+12
13 hoursrename assert_aeq.typ and apply_prefix.typ s/_/-/Denis Chevalier1-2/+2
13 hoursextract figures in separate filesDenis Chevalier1-712/+31
19 hoursformatting, graphs, potentiometer wiper noise and wear, crosstalkDenis Chevalier1-72/+736
26 hoursAdd assertion to check the maths early on, and fix typosDenis Chevalier1-33/+98
28 hourspush unify.lib into its own lib subdirectoryDenis Chevalier1-1/+1
28 hoursset per and delimiter parameters globally (curry unify methods)Denis Chevalier1-83/+69
35 hoursinductor losses and parasitic effectsDenis Chevalier1-0/+119
36 hourscapacitor dielectric absorption noise, triboelectric and piezoelectric ↵Denis Chevalier1-83/+282
effects, and pcb leakage currents
43 hoursmore shertz and continue error enumerationDenis Chevalier1-26/+246
45 hoursadd shertz (square hertz) custom unitDenis Chevalier1-20/+27
45 hoursuniformize unit formating with fractions, and range formating with toDenis Chevalier1-35/+38
46 hourscontinue errors enumerationDenis Chevalier1-6/+225
2 daysupdate where it enters for resistor thermal noiseDenis Chevalier1-3/+13
2 daysfix custom units and num for times 10^(-n)$ constructionsDenis Chevalier1-51/+51
2 daysstart error budgeting section and use widely uVrmsDenis Chevalier1-17/+290
3 daysuse @ syntax for refsDenis Chevalier1-15/+15
3 daysfix typosDenis Chevalier1-5/+6
3 dayswrite 4.1 and 4.2Denis Chevalier1-1/+872
3 daysadd module design introductionDenis Chevalier1-0/+98