aboutsummaryrefslogtreecommitdiff
path: root/module-design.typ
AgeCommit message (Expand)AuthorFilesLines
8 hoursAdd header to all typ filesDenis Chevalier1-0/+19
10 hourscleaning up and properly typesetting emdashesDenis Chevalier1-5/+12
11 hoursrename assert_aeq.typ and apply_prefix.typ s/_/-/Denis Chevalier1-2/+2
11 hoursextract figures in separate filesDenis Chevalier1-712/+31
17 hoursformatting, graphs, potentiometer wiper noise and wear, crosstalkDenis Chevalier1-72/+736
24 hoursAdd assertion to check the maths early on, and fix typosDenis Chevalier1-33/+98
26 hourspush unify.lib into its own lib subdirectoryDenis Chevalier1-1/+1
26 hoursset per and delimiter parameters globally (curry unify methods)Denis Chevalier1-83/+69
33 hoursinductor losses and parasitic effectsDenis Chevalier1-0/+119
34 hourscapacitor dielectric absorption noise, triboelectric and piezoelectric effect...Denis Chevalier1-83/+282
41 hoursmore shertz and continue error enumerationDenis Chevalier1-26/+246
43 hoursadd shertz (square hertz) custom unitDenis Chevalier1-20/+27
43 hoursuniformize unit formating with fractions, and range formating with toDenis Chevalier1-35/+38
44 hourscontinue errors enumerationDenis Chevalier1-6/+225
2 daysupdate where it enters for resistor thermal noiseDenis Chevalier1-3/+13
2 daysfix custom units and num for times 10^(-n)$ constructionsDenis Chevalier1-51/+51
2 daysstart error budgeting section and use widely uVrmsDenis Chevalier1-17/+290
2 daysuse @ syntax for refsDenis Chevalier1-15/+15
2 daysfix typosDenis Chevalier1-5/+6
2 dayswrite 4.1 and 4.2Denis Chevalier1-1/+872
3 daysadd module design introductionDenis Chevalier1-0/+98