aboutsummaryrefslogtreecommitdiff
path: root/tables/chassis-front-panel-elements.typ
blob: 7f295e0b5b5ff8e303fff2c9ef97ddfd22cd3572 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
// SAME Analog Modular Ecosystem
//
// / SPDX-FileCopyrightText: 2026 Denis Chevalier <perso@denischevalier.fr>
// / SPDX-License-Identifier: CC-BY-SA-4.0
// / SPDX-License-Identifier: CERN-OHL-S-2.0+
// / SPDX-License-Identifier: GPL-3.0-or-later
//
// The prose, explanatory text, rendered figures, tables, and mathematical
// content of this specification are licensed under CC BY-SA 4.0. If a later
// version of CC BY-SA is published, the author grants permission to distribute
// this work under that later version as well.
//
// Hardware designs contained herein (schematics, PCB layouts, mechanical
// drawings, and CAD models) are licensed under CERN-OHL-S-2.0+.
//
// All executable code, helper libraries (`lib/*`), metrology assertions, and
// embedded verification scripts throughout the source documents are licensed
// under the GNU General Public License v3.0 or later (GPL-3.0-or-later).

#import "../lib/unify.typ": qty

#figure(
  table(
    columns: 3,
    table.header([Element], [Type], [Function]),
    [SAME logo], [Label], [N/A],
    [SAME license], [Label], [Legal],
    [Power switch], [Rocker or toggle], [Mains on/off],
    [Standby switch], [Toggle], [Maintains reference ovens temperature],
    [Power indicator], [LED], [Indicates power state],
    [Standby indicator], [LED], [Indicates standby state],
    [$plus qty(10.0000, "V")$ output jack], [4mm banana, yellow], [Reference voltage output],

    [$qty(-10.0000, "V")$ output jack], [4mm banana, blue], [Reference voltage output],

    [$plus qty(10.0000, "V")$ input jack], [4mm banana, white], [Reference voltage input],

    [$qty(-10.0000, "V")$ input jack], [4mm banana, white], [Reference voltage input],

    [AGND jack], [4mm banana, black], [Analog ground reference],
    [Dual $qty(10, "MHz")$ sine oscillator output jacks $plus.minus qty(1, "V")$],
    [4mm banana, light blue],
    [Master oscillator output (independent paths, to allow verification -- see @the-time-invariant)],

    [$qty(10, "MHz")$ sine oscillator input jack], [4mm banana, white], [Master oscillator input],

    [Calibration coarse], [Rotary or DIP switch], [Reference voltage coarse adjust],

    [Calibration fine], [Rotary or DIP switch], [Reference voltage fine adjust],
  ),
  caption: [Chassis front panel elements],
) <table-chassis-front-panel-elements>